Mean-Shift Algorithm: Verilog HDL Approach

نویسندگان

  • Rahul V. Shah
  • Amit Jain
چکیده

Object tracking algorithms, when it comes to implementing it on hardware ASIC, it becomes difficult task, due to certain limitations in hardware. This paper shows how mean-shift algorithm is implemented in HDL along with the description of ports and interfaces. Keywords— Object tracking, complexity in hardware ASIC, Mean Shift algorithm, Histogram, Bhattacharya coefficient

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Delay Efficient Kogge Stone Approach for Implementing Shift Registers By Using Pulsed Latches

This project proposes delay efficient architecture for shift registers by using pulsed latches instead of flip flops. By using latches instead of flip-flops the major factors area and power can be reduced. By considering the necessary delays in pulses for latches the timing problem latches can be reduced. For obtaining these delays counter has to incremented by 1. The proposed kogge stone adder...

متن کامل

HDL Synthesis and Simulation of SLMS Adaptive Filter Algorithm for Echo Cancellation of Speech-Band Data Transmission

This paper deals with simulation of a Serial Least Mean Square (SLMS) adaptive filter algorithm for echo cancellation of speech-band data transmission with higher computational speed. A regular dial-up telephone network has been chosen for this application. Unlike the other conventional algorithms, SLMS algorithm is reliable, simple and has better convergence characteristics. An adaptation cons...

متن کامل

Implementation of Low Transition Lfsr Test Pattern for Logic Bist

A Low Transition LFSR(LT-LFSR) designed by modifying Linear Feedback Shift Register is proposed to produce low power test vectors which are given to Circuit under Test (CUT) to reduce the power consumption by CUT. This technique of generating low power test patterns is performed by increasing the co-relativity between the consecutive vectors by reducing the number of bit flips between successiv...

متن کامل

A New Approach to Design TPG for Low Power Testing Applications

VLSI circuit’s encounters are rapidly many challenging tasks of semiconductor manufacturing along operating with gigahertz range of frequencies. These challenges are include keeping peak power dissipation and the application time within limits. In this Paper we are proposes a new approach of low power Test Pattern Generator (TPG) designed by modifying parallel Linear Feedback Shift Register (Pa...

متن کامل

مقایسه فاکتورهای خطر بیماری ایسکمیک قلبی در کارگران «شیفت‌کار» صنایع خودروسازی در ایران

  Aim: The aim of this research was comparison of IHD’S risk factors between shift workers in automobile industries in Iran.   Materials & Methods : Knowledge of IHD risk factors and demographic data have gathered by using hygienistic files of workers, data had been analyzed with SPSS 11.5 and significance’s level (p value) was less than 0.05.   Results: The mean of HDL cholesterol in one-shift...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 2012